

Contents

Preface **xiii**

Chapter 1

Digital Signal Processors 1

1.1	What is a Digital Signal Processor ?	1
1.2	Figures of Merit	2
1.3	The Programmable DSP Architecture	5
1.3.1	Comparison with Microprocessors	9
1.4	Top-Down Design of Dedicated DSPs	13
1.5	A Library-Based Systems Design Environment	18
1.6	Who Should Read This Book?	19
1.7	Conclusion	20
1.8	Further Reading	20

Chapter 2

Classification of Architectures 23

2.1	An Abstract Computing Machine	23
2.2	Optimization of Performance	27
2.3	Interconnection between Functional Units	30
2.4	A Multi-level Classification	34
2.5	Further Reading	35
2.6	Exercises	37

Chapter 3

Data and Instruction Memories 39

- 3.1 SISC Architectures 39
 - 3.1.1 Modified Harvard Architectures 40
 - 3.1.2 Off-Chip Memories 46
- 3.2 Addressing Modes 46
- 3.3 External Interface Units 52
 - 3.3.1 Communication Ports 53
 - 3.3.2 DMA Controllers 58
 - 3.3.3 Bus Arbiters 61
 - 3.3.4 Serial and Parallel I/O 63
- 3.4 Further Reading 64
- 3.5 Exercises 66

Chapter 4

VLSI SISC Processors 69

- 4.1 The SISC Processor 69
 - 4.1.1 Reservation Tables and Collisions 72
 - 4.1.2 Construction of Optimal Pipelines 77
 - 4.1.3 General Configuration for a Pipelined Data Path 81
- 4.2 Pipeline Control in SISCs 82
 - 4.2.1 Data-stationary Pipeline Control 83
 - 4.2.2 Time-Stationary Pipeline Control 87
 - 4.2.3 Pipeline Control Based on Interlocking 89
 - 4.2.4 Interrupts 95
- 4.3 Superscalar Processors 98
 - 4.3.1 Examples of Superscalar SISCs 100
 - 4.3.2 Classification of Superscalar SISCs 107
- 4.4 Summary 111
- 4.5 Further Reading 111
- 4.6 Exercises 114

Chapter 5

Data Path Logic Design 121

- 5.1 Introduction 121
 - 5.1.1 Parallel/Serial Microcoded Multiplier 122
 - 5.1.2 An LMS Adaptive Filter in VLSI 126
 - 5.1.3 Bit-Serial VLSI Design 128
- 5.2 Synchronous Data Path Design 130

- 5.2.1 Retiming of FSFGs 131
- 5.3 Monolithic Arithmetic Circuits 138
 - 5.3.1 High Speed Adders 138
 - 5.3.2 High Speed Multipliers 145
- 5.4 Implementation of Pipelines 150
 - 5.4.1 Two-Level Pipelining and Hardware Selection 151
 - 5.4.2 Clock Skew 156
 - 5.4.3 Clock Distribution Networks 159
- 5.5 High Level Synthesis (HLS) of Data Path 161
 - 5.5.1 Data Path Prototypes 162
 - 5.5.2 Problem Statement 165
 - 5.5.3 Clique Determination 165
- 5.6 Low Power Data Path Design 173
 - 5.6.1 Models for Power Dissipation 173
 - 5.6.2 Power Minimization 177
- 5.7 Floating Point Arithmetic 177
 - 5.7.1 IEEE Standards 178
 - 5.7.2 Addition 179
 - 5.7.3 Multiplication 180
 - 5.7.4 Multiplication-Addition Fused (MAF) 180
- 5.8 Conclusion 181
- 5.9 Appendix: Genetic Algorithms 181
 - 5.9.1 Introduction 181
 - 5.9.2 Datapath Synthesis Using GAs 182
 - 5.9.3 Results 185
- 5.10 Further Reading 185
- 5.11 Exercises 191

Chapter 6

Rapid Prototyping 195

- 6.1 Introduction 195
 - 6.1.1 The Fast Fourier Transform 196
- 6.2 High Level Languages (HLLs) in DSP 200
 - 6.2.1 Extensions to C in DSP/C 201
 - 6.2.2 Examples 206
 - 6.2.3 Silage 209
 - 6.2.4 Summary 212
- 6.3 Hardware Description Languages (HDLs) 213
 - 6.3.1 VHDL 215
 - 6.3.2 GTMATHPACK—A VHDL Math Package 219
- 6.4 Optimizing Compilers 229
 - 6.4.1 Optimization Methods 229
- 6.5 DSP Prototyping Environment 235

6.5.1	FSFG Transformations	236
6.5.2	HYPER Optimizer	251
6.5.3	GE-DIODES	254
6.6	Real-Time SISC Prototyping	257
6.6.1	Introduction	257
6.6.2	The Real-Time Programming Environment	258
6.6.3	Implementation	262
6.6.4	Execution Speed Improvement	264
6.7	Summary	265
6.8	Further Reading	265

Chapter 7

Digital Signal Multiprocessors 269

7.1	Introduction	269
7.2	Fully Specified Flow Graphs	272
7.2.1	Performance Bounds on FSFG	272
7.2.2	Optimization of FSFGs	275
7.3	Periodic MIMD Scheduling Theory	278
7.3.1	Periodic Schedules	279
7.3.2	Admissibility Conditions	285
7.3.3	Transformation of Periodic Schedules	288
7.4	Architecture of the DSP Multiprocessor	290
7.4.1	Overview	290
7.4.2	The DSMP Prototype I	293
7.4.3	The DSMP Prototype II	297
7.5	Applications on the DSMP	305
7.5.1	Training the Hidden Markov Model on the DSMP	305
7.6	Summary and Future Work	310
7.7	Further Reading	311

Chapter 8

DSMP Compilers 315

8.1	Flow Graph Fundamentals	315
8.1.1	Signal Flow Graph Fundamentals	315
8.1.2	Flow Graph Bounds and Optimality Criteria	317
8.1.3	Periodic Schedules	318
8.2	Digital Signal Multiprocessors	319
8.3	Architectural and Behavioral Description of DSPS	321
8.4	Scheduling Techniques	324
8.4.1	Periodic Scheduling Techniques	327
8.4.2	Cyclo-Static Scheduling	327

8.4.3	Clock-Skewed Parallel Processing	331
8.4.4	Generalized Parallel Skewed Single Instruction Multiple Data Scheduler	334
8.4.5	MARS Design System	336
8.5	DSMP-C1 Scheduling and Allocation Algorithm	339
8.6	Examples	348
8.7	Conclusion and Future Work	349
8.8	Acknowledgements	350
8.9	Further Reading	351

Chapter 9

Formal Methods for Scheduling, Assignment, and Allocation 355

9.1	Introduction	355
9.2	Scheduling Theory	357
9.2.1	Data Flow Graph Fundamentals	357
9.2.2	Flow Graph Bounds and Optimality Criteria	358
9.2.3	Periodic Schedules	360
9.2.4	Admissibility Conditions	361
9.3	Multiprocessor Systems	361
9.3.1	Real Multiprocessors	362
9.3.2	History of Scheduling Algorithms	363
9.4	Multiprocessor Integer Programming Based Optimal Compiler (MULTIPROC)	365
9.4.1	Terminology	366
9.4.2	Cyclo-Static Model	367
9.4.3	Adding Communications	376
9.4.4	Multiple Functional Units	388
9.4.5	Memory and Registers	389
9.4.6	Pipelining	395
9.4.7	Combined Scheduling and Processor Mapping	397
9.4.8	Scheduling Models	403
9.5	Conclusion	405
9.6	Further Reading	407

Chapter 10

Special Instruction Set Multi-Chip Computers (SIMC) 409

10.1	Introduction	409
10.2	Digital Signal Multiprocessors	410

10.3	Special Instruction-Set Multiple Chip Computer (SIMC)	415
10.3.1	SIMC Architecture	415
10.3.2	Pipelining	424
10.3.3	Addressing Modes	424
10.3.4	SIMC Summary	425
10.4	Scheduling the SIMC	426
10.4.1	Static Cyclo-Static Scheduling	428
10.4.2	Processor Mapping	429
10.4.3	Post-Processing	431
10.4.4	SIMC Scheduling Summary	433
10.5	SIMC Examples	434
10.5.1	Scheduling Problem	435
10.5.2	Mapping Problem	436
10.6	Conclusion	439
10.7	Acknowledgements	443
10.8	Further Reading	444

Chapter 11

Video Signal Processors 447

11.1	Introduction	447
11.2	The NTT VSP	452
11.2.1	NTT VSP Architecture	453
11.2.2	Parallel/Pipelined VSP	454
11.2.3	Other Processors	459
11.3	Motion Estimation Techniques	459
11.3.1	Pel-Recursive Algorithms (PRAs)	460
11.3.2	Block Matching Algorithms (BMAs)	464
11.3.3	Block-Recursive Matching Algorithm (BRMA)	471
11.3.4	Phase Correlation	473
11.4	Hardware Implementation Issues	474
11.4.1	Programmable Signal Processors	474
11.4.2	Dedicated Hardware	476
11.4.3	Hybrid Approach, Programmable VSPs and ASICs	493
11.4.4	Summary	493
Index		503